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Bubble memory is an emerging technology that is only
beginning to realize it's potential. The unique properties
that this memory system possesses provides advantages in
many situations. Bubble memory is non-volatile, solid state,
and very durable. In addition this memory has a high density
and a fast access time. These attributes are excellent for
the non-ideal conditions found in industry and the military.
This thesis presents an implementation of an iSBC 254
Bubble Memory System as a disk resource in a standard
microcomputer environment. An Intel 8086 microprocessor is
used as the host executing under Digital Research's CP/M-86
operating system. This implementation is completely
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Magnetic bubble memory is a non-volatile, high density,
reliable memory system. It is superior in many ways to
conventional secondary storage systems. It's resistance to
oppressive environmental conditions is a strong impetus for
bubble memory's continuing growth. In addition, other
characteristics enhance this memory's value to the
marketplace. It's advantages make bubble memory a viable
alternative in many situations.
The objective of the work presented here is to
demonstrate the utility of a bubble memory system in a
conventional operating system (CP/M-86) using a commercially
available microprocessor (Intel 8086)
.
The stated objective is accomplished in two phases.
First a basic I/O driver is developed to exercise the iSBC
254 Bubble Memory System. This driver tests critical
operations necessary for additional development. All
functions significant in data transfer operations are tested
for proper operation. The basic driver program also provides
a medium for software development and debugging. The next
step involves the incorporation of the bubble memory into
CP/M-86 as a disk resource. This task requires altering the
BIOS portion of the operating system. A new BIOS was
generated containing the necessary bubble memory subroutines
3

in a modularized format. The implementation as a disk is
entirely transparent to the user. Procedures for utilizing
the bubble memory do not differ from a typical disk system.
Additionally, chapter 2 discusses in some detail the
theory of bubble magnetic domains. This section also gives
background on typical bubble memory system development and
status. A thorough description of the hardware utilized in
this thesis is given in chapter 3. The developmental system
is functionally outlined and the iSBC 254 bubble memory
board is described in detail.

II. BUBBLE MEMORY THEORY
A. BUBBLE DOMAIN THEORY
Bubble domains are small, magnetized, mobile regions
within sheets or films of certain magnetic materials. This
magnetic "bubble" is a physical phenomenon not unique to any
one class of chemical compositions. Certain elements and
their alloys, notably iron, cobalt and the rare earth elements,
exhibit the property of ferromagnetism. Presently, nearly
all bubble devices are made with single-crystal films of
mult icomponent magnetic rare earth- iron oxides having the
garnet structure [Reference 1]. Ferromagnetism permits the
material's atoms to exhibit a high degree of alignment
despite the natural tendency toward random arrangements.
The rule of opposites attracting comes into play in bubble
memory technology. The domains existing in a substance are
magnetized in either a positive (up) direction or negative
(down) direction. In the absence of an external field the
domains interact with one another, resulting in zero net
magnetism. The more "up" domains you have, the more
strongly they interact with those pointing "down," causing
the bubble to grow larger [Reference 2] . An opposite force
to this ballooning effect occurs at the wall of the bubble,
where domains are in various stages of pointing down,







bounding the bubble tends to widen and slow the bubble's
growth. The forces never balance and the bubble either
continues to grow or collapses upon itself. Thus the
ferromagnetic substance is a continually changing pattern
of serpentine strips (see Figure 2.2a).
When the magnetic substrate is cut properly into a thin,
flat wafer, the domains jut perpendicularly through the
plane of the chip. Their positive ends pointing up or down
(see Figure 2.2a). Making bubbles stable (and useful) is
accomplished by applying an external magnetic field. The
strip domains magnetized in the direction of the magnetic
field will increase in volume while those magnetized in the
opposite direction will shrink (see Figure 2.2b). The
domains will continue to be reduced until they completely
disappear or until they reach a specific size (see Figure 2.2c).
The strength of the external magnetic field is the determining
factor [Reference 2]. In actual bubble memory devices, the
domains shrink until they are approximately .0001 inch wide.
When viewed from above using a microscope they appear round,
hence' the bubble designation [Reference 3] . This phenomenon
is the result of the process of energy minimization.
The applied external field, the bias field, is essential
for bubble stability. As long as this field is kept constant,
the bubbles neither expand or contract and are held at an
acceptable size. The strength of the bias field necessary














Small permanent magnets can easily supply the field
strength required. These permanent magnets are immune to
power fluctuations and are the reason that bubble memory is
non-volatile. The stable equilibrium of the bubble domains
is the result of a combination of three forces. The domain
is preserved by its own magnetization acting against that
of the external field. The internal forces produced
counteracts the squeezing forces of the bias field. The
circular shape is preserved by the magnetic surface tension
located at the domain walls [Reference 3]
.
In order to produce an operational memory system, the
bubble domains had to be moved through the substrate in an
orderly fashion. Moving bubbles requires setting up a
magnetic field gradient within the plane of the chip. This
magnetic gradient unbalances the stability of the bubble.
The domains will then move through the substrate toward any
position that minimizes energy. A permaloy (nickel-iron
alloy) track can be bonded to the surface of the substrate
(see Figure 2.3). The bubbles will move along these tracks
when the magnetic gradient is applied in a specific manner.
At a designated point where a detector is located, the
presence of a bubble can represent a binary 1. The absence
of a bubble represents a binary 0. This magnetic detection
is similar to conventional magnetic devices. The
distinguishing feature is the fact that no mechanical moving











system to be entirely solid state. Bubble memory's
nonvolatility makes it useful for almost any situation in
which data that is being stored must be maintained.
Nonvolatility also makes bubble memory portable. A user
can remove the device from one computer, transport it and
find all data intact. The fact that this memory is not
electromechanical adds to its reliability and durability.
[Reference 2] The next section will describe how bubble
theory has been applied in memory engineering.
B. APPLICATION OF BUBBLE THEORY
This section will describe the general designs of
bubble memory devices. The basic operations necessary to
support a system are, bubble propagation, bubble generation,
and bubble detection [Reference 1]. In addition to these
basic functions, the data must be organized in such a way
as to minimize access time.
1 . Bubble Propagation
As previously mentioned, the bubble domains will
move in the presence of a magnetic field gradient. A
rotating bias field set within the plane of the chip
accomplishes this task. The chip is wrapped with two
crossed wire coils and the appropriate current is passed
through them. By rotating this field, known as the drive
field, a magnetic impulse can be generated through the device.
The bubble domains travel with this impulse and thus movement




beginning of the input track. The seed is generated by an
electric current pulse in a hairpin-shaped loop of
conductive material. The pulse is strong enough to reverse
the bias field locally and thus allow a bubble domain to be
created. Once having been created, the seed bubble remains
in existence as long as the external bias field is maintained
The seed circulates under a permalloy patch, driven by the
rotating field. This bubble is constrained to a kidney
shape by the interaction of the bias and rotating fields
with the metal patch (see Figure 2.4). The seed is split
in two by a current pulse in the hairpin-shaped conductor.
One of them remains under the patch as the seed, and the
other is driven by the rotating field onto the input track
section of the chip. The current pulse that splits the
seed is generated to store a binary 1 in memory. To store
a binary 0, the pulse is omitted. This seed bubble process
is extremely temperature sensitive. A memory system must
be able to vary the current pulse over a range large enough




A bubble detector is essentially a magneto-resistive
bridge formed by interconnecting the permalloy chevrons to
make a continuous electrical path of maximum length. As
bubbles pass under the bridge, the resistance changes
slightly, modulating the currents through the bridge and













are stretched at right angles to the direction of
propagation by adding parallel rows of chevrons. These
stretched bubbles generate larger output signals at the
detector. Beyond the detector the bubbles run into the
guard rail and they are annihilated (see Figure 2.5)
[Reference 4]
.
4 . Bubble Architecture
The architectures presented here follow one another
in the historical development of bubble memory systems.
Each improved the data transfer rates critical to acceptance
as a viable memory source.
a. Shift Register Configuration
The shift register architecture suffers from
two fundamental problems: (1) If a single defect exists
in the shift register chain, the entire chip is bad; and,
(2) Data must be cycled through the entire chip in order
for the user to gain access to what is needed. If the
device is a 1M bit chip and the information is stored
halfway down the chain, all the bubbles must move half the
length of the chain, in this case 500,000 steps. A typical
circulating frequency is 200kHz. In the above example it
would take over 2 seconds to access the data desired
[Reference 2] . This clearly is unacceptable in modern
computer systems (see Figure 2.6a).
b. Major-Minor Loop Design
The problems of the shift register approach





























(a) SHIFT_ REGISTER ARCHITECTURE,
(b) MAJOR/MINOR -LOOP ARCHITECTURE
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architectures (see Figure 2.6b). In this configuration,
data is stored in minor loops. When a read function is
initiated, the data is rotated onto the major loop,
detected, and recycled back onto the minor loop position
where it began. Access times were improved greatly using
this architecture, but improvement was still needed. An
additional advantage of this configuration was in the area
of chip production. Ths manufacturers were now able to
provide redundancy in the number of minor loops. The extra
loops that were added provided a margin of error in chip
defects. If one loop was bad, an extra loop could take its
place. Typically manufacturers provide up to 25 additional
loops to compensate for any defects.
c. Block Replicate Architecture
The major-minor loop design improved accessi-
bility but problems still existed. The fact that the bubble
domains had to be recycled to their positions retarded
access time. The block replicate architecture solved this
problem (see Figure 2.7). This configuration involves
swapping and replicating the bubble domains. When data is
written into the system, bubbles on the input track are
swapped with old data on the minor loops. The old data is
then destroyed. When reading the minor loop, data is
replicated onto the output track. The data remains intact
in the minor loops. Swapping occurs when a current pulse,
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jump from the input track to the storage loop and vice
versa. The swap pulse is essentially rectangular,
preserving the bubble without cutting it in two. For
replication, the bubble is propagated under a large
element where it is stretched out. As it passes under a
hairpin shaped conductor loop it is cut by a current pulse
just as in bubble generation. The replicating current pulse
waveshape has a high, narrow leading spike for cutting the
original bubble in two, and a lower, wider trailing portion
during which the new bubble moves under the output track.
This pulse lasts one-quarter of a cycle. In this manner
data is propagated to be read, yet retained in the minor
loops for storage [Reference 4]
.
d. Odd-Even Loop Architecture
A variation upon the block replicate design
improves access time even further. Due to the properties
involving bubble domain interaction, a domain can exist
only in alternate positions. This space in between each
data position means that data can be manipulated only every
second cycle. A way around this problem was found in the
odd-even loop architecture (see Figure 2.8). The minor
loops are divided into even and odd sections. On one cycle
the even bits are read and on the next cycle the odd bits
are read. The positions of these bits are staggered and
they are interleaved on the way to the detector. The write




















































As a result of these architectural improvements, access
time has been cut from 2 seconds (shift register) to 40
milliseconds. While this time is 1,000 times slower than
ram memory, it is 2 to 4 times faster than either hard or
floppy disk.
C. PRESENT BUBBLE MEMORY STATUS
The market for bubble memory has never materialized as
anticipated when it was first introduced. Essentially,
bubble memory has been playing catch up for the past 15
years. In the late 1960*s bubble technology was seen as
the answer to unwieldy core memories and slow disk systems
then in use. Research continued at Bell Labs as well as at
IBM, National Semiconductor, Motorola, and Texas Instruments
Mastering bubble technology was no easy task however. As
the companies struggled to get their product out of the
labs and into production, they neglected to develop
supporting electronics. This circuitry, notably bubble
memory controllers, is essential to make bubble memories as
easy to use as disks. This lapse alone cost the industry
two or three years in terms of market acceptance. In
addition the price of semiconductor memories and disk
systems continued to fall. As a result, bubble memory sales
plummeted (Reference 7] . This lack of sales volume
resulted in the price of a bubble system remaining very
high in comparison to its competitors. One by one
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companies dropped out of the market, until Intel Corporation
was the lone producer in the United States. At one point
there was estimated to be 200 engineers working on bubble
memory compared with 50,000 individuals researching silicon
memories. The lull was broken in 1979 with the advent of
Intel's 1 megabit device. The initial price was a stiff
$2,500. Production costs have since been reduced
sufficiently to allow a $300 current pricetag. Although it
is doubtful if bubble memory will ever displace disk systems,
it has found a growing segment in today's marketplace. Its
solid state durability has made it a natural selection for
systems in harsh environments. Bubble systems have also
found their way into a few personal computer systems. With
the coming of Intel's 512k byte chip later this year and a
2-megabyte in 1986, the market should open even further.
Today bubble memory seems to have come back from near
disaster. It is now viewed with enthusiasm as a young
technology with an as yet unknown potential. The following
chapters will describe how a particular bubble memory system,





III. HARDWARE SYSTEM DESCRIPTION
A. OVERVIEW
The major components used in the work described here
consist of an iSBC 254 bubble memory system, an iSBC 86/30B
single board computer, an Intellec single density MDS , and
an iSBC 201 single density disk controller. The system
was operated using the CP/M-86 operating system (version 1.0
as modified in Reference 15) . The following sections will
describe each component. Particular emphasis will be
placed on the bubble memory system.
B. iSBC 2 54 BUBBLE MEMORY BOARD
The iSBC 254 bubble memory board is a fully assembled,
multibus compatible, non-volatile memory. The board is
capable of utilizing up to four Intel 7110 bubble memory
modules. The rotating field operates at a frequency of
50Khz. A permanent magnet provides the bias field of 20
oersteds. The operating temperature range is between and
50 degrees centigrade with 100 FPM of airflow. The
iSBC 254 is compatible with 16-bit addressing for 8 bit
microprocessors and 20 bit addressing for 16 bit machines.




The iSBC 254 configuration used in this work consisted
of two 7110 modules, their support components, one controller,
a DMA controller, and associated Multibus interface I/O
circuitry. This configuration has a maximum data transfer
rate of 25K bytes/sec with an average access time of 48ms.
A storage capacity of 256K bytes of non-volatile read/write
memory is available. The 7220-1 BMC controller interfaces
the memory modules to the multibus circuitry via I/O
buffers. These buffers then transfer data, address, control,
and status information to the system bus and iSBC 254 board.
No special timing considerations or hardware modifications
were necessary. The iSBC is fully compatible with any Intel
host computer on a Multibus system. No attempt will be made
here to explain the complex internal timing and operations.
A full explanation can be found in Reference 8. Instead, a
brief outline will be given on the operation of each of the
major board components.
The following devices will be described as to function
and system interface:
1. 7110 Bubble Memory Module
2. 7220-1 Bubble Memory Controller (BMC)
3. 7242 Formatter/Sense Amplifier (FSA)
4. 7230 Current Pulse Generator (CPG)
5. 7250 Coil Predriver (CPD)
6. 7254 Quad VMOS Drive Transistor






The 7110 magnetic bubble module is a high density,
1 megabit solid state memory chip. The MBM holds the
bubble data for storage and transfer. The architecture is
odd-even, block replicate. The 1 megabit storage capacity
is provided by 256 loops of 4,096 bits each. When error
correcting is selected 14 additional loops are incorporated
for the fire code. If error correcting is not implemented
272 loops are used for data. The module itself is divided
into four quads. Each half module consists of an "odd"
and "even" quad. Odd and even refers to the bit position
of the stored data. A half module consists of 160 loops.
Since only 155 are required for data and the ECC code, 25
are left for redundancy. In practice the module is screened
for up to 24 bad loops to allow the user 16 extra bits if
error correcting is not implemented. Each quad has an 81st
loop called the bootloop. This loop provides a map
indicating the good and bad storage loops. The bootloop is
written during production and normally requires no
modification. The bootloop also provides synchronization
data used as a reference for a physical page address. The
data flow, as previously described in chapter 2, is typical
of the odd-even block replicate architecture [Reference 8]
.
The 7220-1 Bubble Memory Controller provides all the
timing and control functions needed to operate the system.
It is the single point of contact between the host and
31

memory. The 7220-1 provides a suitable microprocessor
interface as well as an interface to the support chips on
the iSBC 254 board [Reference 9]. The method of
communication with the controller will be discussed later
in this chapter.
The 7242 Formatter/Sense Amplifier accepts signals
from the bubble detectors in the MBM. During read
operations, this device buffers the signals and performs
formatting operations. During write operations, the 7242
enables the current pulses of the 7230 that causes the
bubbles to be generated. Automatic error detection and
correction of the data can be performed by the 7242. The
bootloop is automatically placed in the 7242 bootloop
register to serve as a data map for the system [Reference 9]
.
The 7230 Current Pulse Generator supplies the
pulses that produce the magnetic bubbles and transfer them
into and out of the storage loops of the MBM [Reference 9]
.
The 7250 and two 7254' s supply the drive currents
for the in-place rotating magnetic field (X and Y coils)
that move the magnetic bubbles within the MBM [Reference 9]
.
The bubble memory is accessed by passing currents
of the proper magnitude and phase through two coils within
the MBM. These currents must always be of the proper
amplitude and phase or data can be lost. It is also
critical to avoid any transient pulses that may occur.
The purpose of the power— fail circuitry is to prevent
32

these transients and to monitor the system voltages.
Should power fail, the coil currents must stop in the
proper phase [Reference 9]
.
To better illustrate the interactions between
the various components, the data flow within the system
will now be explained (see Figure 3.1). During the read
operation, bubbles from the storage loops are replicated
onto an output track and then moved to a detector within
the MBM. All movements and current pulses are under the
control of the 7220-1 controller. The magnetic field
rotation and timing are also controlled by the 7220-1.
The bubble detector outputs a differential voltage
according to whether a bubble is present or absent in the
detector. This voltage is fed to the detector input of
the Formatter/Sense Amplifier. The data path between the
7110 MBM and the FSA consists of two channels connected
to the two halves of the MBM. When data is written, the
bit stream is divided with half of the data going to each
side of the MBM. During a read operation, data from each
half of the MBM goes to the corresponding channel of the
FSA. In the FSA, the sense amplifier performs a sample-
and-hold function on the detector input data. The sense
amplifier then produces a digital one or zero. The
resulting data bit is then paired with the corresponding
bit in the FSA bootloop register. If an incoming data bit






















FIFO buffer. Otherwise the data is ignored. This process
continues until both channel's FIFOs are filled with 256
bits. Error detection and correction, if enabled by the
user, is applied to each block of 256 bits at this point.
If error correction is not enabled, 272 bits are used as
data. As the data leaves the FSA, the bit patterns are
interleaved and sent to the 7220 BMC. The transfer is in
the form of a serial bit stream via a one line bidirectional
data bus. In the 7220 BMC, the data undergoes a serial-to-
parallel conversion and is assembled into bytes that are
buffered in the 7220 FIFO. It is from this FIFO that the
data is written onto the user interface [Reference 4]
.
2 . Communicating Kith the 7220-1 BMC
The bubble memory controller is the single point
of contact with the host interface. The CPU views the
BMC as two input/output ports on the bus. When the least
significant bit of the address line is active (A0=1) , the
command/status port is selected. When the least
significant bit of the address line is inactive, the data
port is selected. For simplicity the BMC can be viewed as
a 40 byte FIFO buffer and 6 eight bit registers. The primary
purpose of the FIFO is to reconcile differences in timing
between the user interface and FSA interface. The six 8 bit
registers internal to the BMC are loaded by the user with
information regarding the operation of the system. Loading
these registers before any commands are sent is similar to
35

passing parameters to a subroutine prior to execution.
Hence the registers are referred to as parametric registers
Data transferred between the 7220 and the CPU takes place
over an 8 bit data bus. The choice as to whether the data
is destined for the FIFO or the parametric registers is
made through the command/status port. In one case, the
actual commands that cause some operation to take place
(read, write, etc.), are signified by a command byte with
bit 4 set to 1 and the low order nibble containing one of
16 command codes. If bit 4 is zero, the low order nibble
is taken to signify a parametric register pointer. For
user convenience the 7220-1 contains a register address
counter (RAC) . The RAC is self incrementing with each
subsequent byte of data transferred on the data port. This
feature allows the user, after addressing the first
parametric register, to load the register values
sequentially without addressing each one. After the last
register has been loaded the RAC points to the 7220-1 FIFO
for subsequent data transfers. The parametric registers
are listed in Figure 3.2.
All commands given to the BMC are issued through
the command status port to the command register. The
sixteen commands available to the bubble memory are listed
along with the hex code.
36

Ragistar Nam* D, D. D. D 4 D I D, D, Do
Read/
Writ*
Utility Register 1 1 R/W
Block Length
Register (LSB) 1 1 1 W
Block Length
Register (MSB) 1 1 W
Enable Register I 1 1 W
' Address Register
(LSB) I 1 1 R/W
Address Register





Write Bootloop Register Masked Olh
Initialize llh
Read Bubble Data 12h
Write Bubble Data 13h
Read Seek 14h
Read Bootloop Register 15h
Write Bootloop Register 16h
Write Bootloop 17h








Read, write, abort, and initialize are described in chapter
4. The remainder of the commands are seldom used in normal
operation. They are described in detail in Reference 8.
Addressing flexibility is one of the features of the
iSBC 254 bubble memory. In the work described here, two
modules were available for use. Using the addressing
combinations available, the data could be organized into
2,048 pages of 128 bytes each or 4,096 pages of 64 bytes
each. The configuration is determined at run time using
the block length register and address register. Figure 3.3
lists the various combinations available for up to four
modules
.
The Block Length Register (BLR) is a 16 bit value
divided into two fields: The "terminal count" field and
the "channel" field (nfc) (see Figure 3.4a). The terminal
count field ranges over the eleven least significant bits
and defines the total number of pages requested for a read
38

MBM Select "Channel Field" (BLR MSB Bits 7, 6, 5, 4)
AP. MSB Bits
(6. 5, 4, 3) oooo 0001 0010 0100 1000
0. 1 0. 1.2. 3
* 0to7 OtoF
1 1 2.3 4,5.6,7 8toF
10 2 4.5 8. 9. A. B
11 3 6.7 C D. E. F
10 4 8.9
10 1 5 A. B
110 6 CD












COMBINATIONS FOR FOUR MODULES




BLOCK LENGTH REGISTER MSB
EE s 4 3 2 .1.









7 6 5 4 3 2 10
STARTING ADDRESS WITHIN EACH MBM
Figure 3.4
(a) BLOCK LENGTH REGISTER BIT FIELD,
(b) ADDRESS REGISTER BIT FIELD
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or write operation. With the eleven bits it is possible
to request from 1 to 2,048 pages. A field of all zeros
indicates a 2,048 page transfer. The channel field
indicates the width of the page by specifying the number
of channels to be used. A page width of 64, 128, 256,
or 512 bytes can be selected (see Figure 3.3). The address
register is another 16 bit value containing two fields
(see Figure 3.4b). The 11 bit starting address field
specifies the page address at which the data transfer begins.
If more than one page is transferred the address field is
automatically incremented. The second field in the address
register, the MBM select field, consists of bits 11, 12, 13,
and 14 (bit 15 is not used) . These four bits select the
particular MBMs to be used in a data transfer. In conjunction
with the channel field of the block length register, the MBM
select field controls the serial selection of bubble modules
or groups of modules operated in parallel.
The final parametric register is the enable register.
While the address and block length registers define the
system configuration, the enable register defines the mode
of operation, interrupt conditions, and error correction
level (see Figure 3.5a). The system is capable of three
modes of transfer, polled, interrupt, and DMA. This work
utilized the polled method which will be explained in
chapter 4. A thorough description of the other modes is




























STATUS AND ENABLE REGISTERS
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be implemented on three levels. Level 1 is the minimum
level of error correction. This level is used only when
the host is concerned with maintaining bubble integrity.
If an error is detected, a read corrected data command is
automatically given to the FSA. If the error is
correctable, the data transfer continues normally. If the
error is not correctable or a timing error exists, the
data transfer will be terminated at the error page address.
This level is well suited to a go/no-go type of data
transfer, and was chosen for the work in this paper. Level
2 is identical to 1 with the exception that upon an
uncorrectable error no erroneous data is transferred to the
BMC FIFO. Level 3 is the most intensive means of error
handling. Under this setting the data transfer is halted
if any error is detected. It is by far the most demanding
in terms of software requirements [Reference 9]
.
The final register to be discussed contains the
status of the data transfer. Figure 3.5b illustrates the
bit designations in the status register. As will be
described in chapter 4, this register is extremely important
when using the polled method of data transfer. The status
register contains information concerning error conditions,
command completion (or termination), and the BMC '
s




3. Preparing the iSBC 254 Board For Operation
After the board was visually inspected for flaws,







These jumpers established the base address of OOh, an
acknowledge delay period of four clock cycles, serial bus
priority, and 8 bit I/O addressing [Reference 8]
.
The iSBC 254 requires +5VDC at 2 . 4A and 12VDC at
0.8A. These power requirements are fully compatible with
the available multibus power supplies. No hardware
modifications are required.
C. DEVELOPMENT SYSTEM
The hardware used in the development of the software,
centered upon the Intellec Microcomputer Development System.
The Intellec MDS is a coordinated, complete computer system
designed around the Intel 8080 microprocessor. The system
modules are contained in an eighteen card chassis which
features Intel's Multibus architecture. The 8080
microprocessor was removed along with its associated memory
modules. The 86/30B was placed in an odd slot to serve as
bus master. No additional memory modules were required as
the 86/30 has 128K of onboard memory. The iSBC 201 disk





The iSBC 86/30 is a single board microcomputer based on
the 16 bit Intel 8086 microprocessor. Included on the board
are 128K of dynamic RAM, three programmable parallel I/O
ports, programmable timers, priority interrupt control,
serial communications interface, and Multibus interface
logic
.
The CP/M-86 operating system is a product of Digital
Research and is produced for use with the 8086 microprocessor
CP/M-86 provides a wide variety of utility built-in commands
and transient programs. In addition the user can produce
and execute additional transient programs. CP/M-86
provide useful programs for software development. DDT86
is a dynamic programming debugger that proved invaluable
for program error correcting. This operating system also
provide facilities for writing and editing programs. ED is
a very primitive text editor that proved to be adequate for
writing the programs used in this work [Reference 11, 12].
The programming language used was 8086 assembly language due
to the basic register, data, and I/O port manipulations that
were required to make the hardware operate. All programs
were written and assembled using this system. No outside





IV. BASIC SOFTWARE DRIVER DEVELOPMENT
A. DRIVER ORGANIZATION
The first step in developing a working bubble memory
system is the development of a basic I/O driver and
operationally testing the program for correctness. This
task was accomplished using a menu driven program with
modular structure and expansion capabilities. The
completed program, BUB.A86, is listed as Appendix A.
At the outset of this project, a decision was made to
use the polled method of communication. This method was
chosen both for its simplicity and reliability. The polled
I/O mode is the most simple to implement since no special
or external hardware is required to perform data transfers.
In the polled I/O mode, the software must determine when to
transfer data to or from the FIFO by continually polling
a status bit in the BMC s Status Register. This status
bit indicates the presence or absence of data in the FIFO
on a byte by byte basis. The polled method places the most
demand on the host system's processing time since the
software continuously must monitor the Status Register
[Reference 9]
.






2. Send Any Command
5. Read Status Register
4. Format Bubble Memory
The sequential development of these features aided in the
understanding of the operation of the memory system. In
addition this method of development honed the programming
skills necessary for subsequent developments. Each
subroutine supported succeeding more complex routines.
B. FUNCTION DESCRIPTION
1 . Abort Function
The abort routine was developed initially in
accordance with the manufacturers recommendations. When
powering the iSBC 254 Bubble Memory Board up for the first
time, it is imperative that the board be aborted to insure
proper operation. When power is first applied to the
iSBC 254, a power fail reset circuit provides a delay (at
least 2ms) to allow the 7220-1 bubble memory controller (BMC)
to properly power-up. An abort command must then be issued
to the BMC in order to reset the system into a known state.
After both power supplies have reached 95 percent of their
nominal values, a 50ms delay is needed before the abort
command is issued to the BMC. This delay could be
implemented in software. It was decided however that this
interval would be more than taken care of by the amount of
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time necessary to power-up the system, load the operating
system, and implement the program [Reference 9]
.
The abort subroutine is a simple example of a non
data transfer command sequence (see Figure 4.1). No
parametric registers have to be written prior to issuing
the command. After the command has been sent, the status
register is checked to see if the command has been accepted
This acceptance is signified by the setting of bit 7 in
the status register (busy bit) . Once the command has
been accepted, the status register is checked to see if
the operation is completed (bit 6 in the status register)
or if it has failed (bit 5 in the status register) . If the
operation fails or the timeout counter terminates, the
routine returns an error message. If the operation is
successful, a completion message is sent and the routine
returns to the main program. Due to the necessity of
aborting the bubble memory, this routine is performed in
software automatically each time the bubble memory driver
is initiated. It may also be selected for execution from
the menu.
2 . Send Any Command Function
The second function in the bubble control driver is
one in which commands can be sent to the bubble memory
controller. Each command developed has its own calling
routine which then executes the necessary subroutines. In
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develop all of the bubble commands. Abort, initialize,
fifo reset, read, and write were the ones needed to
develop the driver. After successfully aborting the
bubble memory, it is necessary to initialize it for further
operation. This command prepares the bubble system for
subsequent operations and is used when the bubble system is
powered-up. The parametric registers must be loaded prior
to executing this command. The following information is
necessary for successful initialization:
The channel field in the block length register must
be set to 0001 to arrange all bubbles in the system
in a serial configuration. This code allows the
individual bootloops to be read from each bubble and
then written to the bootloop registers of the
corresponding FSA channels.
The MBM select field in the address register must
select the last bubble in the system to inform the
BMC of the number of bubble modules in the configuration.
In the case of the iSBC 254 board that was used in this
work there are two bubble modules. Thus the code of
0001 was entered to satisfy this requirement.
The bits in the enable register selecting error
corrections must be set in accordance with how subsequent
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read and write operations are to be performed. The
bubble system must be initialized each time error
correction is activated or deactivated. Merely changing
error correction levels does not require
re- initialization.
The bubble system can be initialized to any address
within the module.
When an initialization command is received, all internal
registers within the BMC are cleared and the FIFO is reset.
The BMC then reads the bootloop from each bubble and writes
the corresponding bootloop information into the bootloop
registers. The bubble is left positioned according to the
value in the address register [Reference 9]
.
The subroutine used to initialize the bubble system
follows the same format as the abort routine with the
exception of writing the parametric registers. Since the
values to be sent to the registers are constant, they are
stored in a table in memory. A routine then moves these
values to reserved locations for the parametric register
values. Once these parameters are located properly, they
are then loaded into the appropriate register. After the
initialize command is issued, the polled method then
continually reads the status register to insure that the
command has been accepted and completed. The applicable
messages are printed after the operation.
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The read and write command routines were developed
after the board was verified to be initializing properly.
The read bubble data command causes data to be read from the
MBMs and into the BMC * s FIFO. Immediately before the read
command is issued the parametric registers have to be
properly loaded. Since the future plan for the bubble
system was to incorporate it into a CPM-86 operating system,
the bubble memory was configured to read 128 byte blocks.
This arrangement is accomplished by loading the following
code into the parametric registers:
The channel field (4 most significant bits in the
block length register) contains 0010. This code
tells the BMC that both bubble modules are to operate
in parallel. Two modules in parallel contain 2,048 128
byte pages
.
The block length was set to one for a one page transfer.
The enable register was set for error correction level
one
.
Bits 6, 5, 4, 3 of the address register's most
significant byte were set to 0000. This code addressed
the first two modules in the bubble memory system.
Although the configuration used here has only two bubble
modules, the BMC has the capability of controlling eight.
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For this reason it is necessary to specify the correct
configuration. The page address can be any value up to
2,047. As a result, this routine can write to any page
in the bubble memory system.
The read routine is somewhat more complex than a
non-data transfer command (see Figure 4.2). Since the
register values can vary, a method was devised to enter the
desired numbers from the console. When the read command is
selected from the menu, a series of messages will prompt
the user to enter the values of the various registers.
These values are to be entered in decimal form. A
conversion routine changes the numbers to hex code and stores
them in the proper memory locations. The registers are then
loaded and the read command is issued. Although the routine
is set up to read one 128 byte page any appropriate numbers
can be entered depending upon how the read command subroutine
is tailored. In this case block length is entered as 0001,
number of channels is 2, enable register is 32 (20h-level 1
error correcting), the page address can vary from 0000-2047
and the bubble number is entered as 0000. Level one error
correcting was chosen to facilitate data transfer in the
event of a correctable error. Only a non-correctable error
would terminate the operation [Reference 8, 9].
Once the read command is issued, the status
register must be checked for command acceptance. When the
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to determine if the FIFO is ready to accept data. If the
system is ready, data is read one byte at a time. This
cycle is repeated for all 128 bytes. If during the transfer
the time-out counters run out or an uncorrectable error
occurs, the operation will terminate. The status register
will signify operation complete (bit 6) when the proper
number of bytes have been transferred. This number is
determined from the parametric register values described
above
.
The write bubble data command causes data to be
written into the bubble memory modules. A write data
transfer does not occur until at least two bytes of data
has been written into the FIFO. As in the read routine the
parametric registers have to be written with the appropriate
data. In this case, the write routine loads 128 bytes into
memory. The register parameters are identical to those in
the read procedure. The mechanics of the read and write
subroutines are virtually identical.
Although most of the commands available to the bubble
memory are not developed in this controller, those described
above are the most commonly used. Essentially the previously
defined commands are all that is needed to produce an
effective driver routine [Reference 4] . Provisions have been
made in this program for expansion. Any additional command





3. Read Status Register Function
The third function in the main program displays
the contents of the status register. This feature provides
the means of examining the individual bits of the register
as they are displayed in binary form. The read and write
routine also use this function when returning to the main
program. This feature is an excellent diagnostic tool if
problems occur in program execution. This routine converts
the register bits into ascii l's and O's. These characters




The last function is used to format the bubble memory
to be used with the CPM-86 operating system. Using the
existing write routine, format loads each bubble byte with
e5h. This code signifies deleted information when operating
under CPM. It is essential when the bubble system is used
as a "disk" resource.
C. PROBLEMS ENCOUNTERED
The hardware performed in a flawless manner. Everything
functioned as expected. The only problems encountered at
this juncture originated in software. They were relatively
minor, and with the aid of DDT86 the difficulties were
quickly resolved. The source of all error could be




V. INCORPORATION OF THE BUBBLE MEMORY AS A DISK RESOURCE
A. CP/M-86 STRUCTURE
The CP/M-86 structure consists of three parts: The
console command processor (CCP) , the basic disk operating
system (BDOS) , and the basic input-output system (BIOS)
.
The CCP interprets commands entered by the user and issues
responses. This portion of the system examines command
lines typed by the user, performs some simple validation,
and calls the appropriate BDOS and BIOS functions. The BDOS
contains the various utility routines for managing disks.
It makes disk file management transparent to the user. Disk
files are often widely scattered in small blocks throughout
the storage device. BDOS manages these blocks, dynamically
allocating and releasing storage as necessary. The BIOS
contains the various drivers that send data to and from the
devices, and it receives status information about the success
or failure of I/O operations. The CCP and BDOS occupy
approximately 10k bytes of memory. These portions are
provided on the distribution disk as CPM.H86. The BIOS is
modifiable by the user and occupies a variable amount of
memory. A skeletal BIOS is provided by Digital Research for
operation with disk peripherals [Reference 11] . The next
section deals with the modification of this BIOS to




The CCP and BDOS communicate with physical devices via
a well-defined interface in the BIOS. This interface is a
set of call and return parameters for the specific functions
used. The BIOS modified for bubble usage was based on the
one outlined in Reference 13. That BIOS was modified to
operate an iSBC 201 disk controller vice an iSBC 204 as
provided in the skeletal BIOS. The structure of this
modification was deemed adequate for the needs of the work
presented here. Since the crux of this work is to operate
the Bubble Memory as a "disk" resource, no major
modifications in structure were attempted.
The first step in the BIOS modification was to modify
the disk parameter table. This table lists the specified
device characteristics.
The CP/M operating systems are designed to utilize a
table-driven specification for the physical characteristics
of each disk device. The modification of this table is
essential for the user to add devices to the system. The
disk definition table is generated using the following
parameters: Logical device number, first and last sector
number on each track, optional skew factor, blocksize, disk
capacity, the number of directory entries, the number of
checked entries, and number of tracks to reserve for the
operating system. The utility program GENDEF will generate
the disk parameter tables and the necessary scratch pad and
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buffer area needed by the operating system for device
communication. GENDEF uses a file labeled [filename] . def
as an input for execution. This input file contains the
disk parameters listed above. GENDEF produces a file
labeled [filename] . lib to be used with an ASM86 include
statement in the system BIOS.
The disk definition parameters used in the BIOS of
reference 13 were used for the Bubble Memory BIOS. The
number of disks was changed to three and the characteristics
of the bubble "disk" were added. The iSBC 254 system
readily adapted to the CP/M environment. With the
exception of the skew factor no parameters needed to be
changed from the standard disk parameters. The skew factor
was entered as zero due to the fact that there is no
latency time applicable to the bubble memory. In a
sequential access the bubble pages will not rotate as a disk
does. The bubble memory was set as disk number 2. The
first and last sectors were 1 and 26 respectively. The
block size was defined as 1024 with disk sizes equal to 243K.
The bubble has 64 directory entries and checked directory
entries. There are two reserved tracks. The object file
for the GENDEF command was named SINGLES. DEF. GENDEF then
produced the file labeled SINGLES. LIB. A listing of these
two files can be found in Appendices B and C.
The next step involved the actual modification of the
BIOS. The name chosen for the bubble BIOS was BUBBIOS and
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will be referred to as such. A complete listing of
BUBBIOS.A86 is in Appendix D. Since the iSBC 254 must be
aborted and initialized prior to operation, a suitable
place for insertion into the BIOS had to be found. It was
decided to place these subroutine calls in the INIT
subroutine. They were located in the "not loader bios"
portion of this subroutine. This location was chosen to
insure that the code and data segments would be properly
initialized prior to calling the bubble subroutines.
SELDSK was the next subroutine modified. The number of
disks needed to be changed to 3 vice 2. The subroutine
HOME was modified 'such that after the track was set to zero,
a comparison was made to determine if the bubble had been
chosen. If the bubble memory was selected, a jump was
inserted to skip the disk device operations and return from
the routine. The read and write routines were modified in
a similar fashion. Since the iSBC 254 uses completely
different routines then a disk device, both READ and WRITE
make a comparison and jump to the appropriate bubble memory
routines
.
After the existing BIOS routines were modified, new
routines for the bubble memory had to be added to the
existing code. The following bubble subroutines are
utilized in BUBBIOS: bubrd (bubble read), bubwrt (bubble
write) , abort (abort the bubble) , wtreg (load the parametric
registers) , and initb (initialize the bubble). These routines
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were all developed in the Bubble Memory Driver delineated
in chapter 4. No major modifications were necessary in the
structure
.
A problem did exist due to the fact that track and
sector as supplied by the operating system did not translate
into bubble memory page number. As a result a simple
algorithm had to be implemented in the subroutine code.
It was mentioned earlier that the bubble system would be
configured to operate with the two modules in parallel. The
result is a data organization of 2,048 pages of 128 bytes.
Since CP/M operating system defines a sector as 128 bytes,
this translates to a page in bubble memory. CP/M generates
the sector and track values for each device access. Since
there are 26 sector per track, the page address for the
bubble memory can be determined by multiplying the track
value by 26 and adding the sector value. This simple
algorithm requires 6 lines of code and is inserted prior to
calling wtreg in the bubble read and write subroutines.
Another relatively minor modification involved returning to
the operating system with "1" or "0" values in the al register
If an error occurs in the subroutines, a 1 is to be returned.
This action causes an error message to be transmitted by
the system. As a result, the bubble routines were modified
to return the appropriate values.
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C. PROBLEMS ENCOUNTERED AND PERFORMANCE EVALUATION
1 . Problems in Implementation
A major difficulty resulted because of confusion in
properly setting the si pointer register. During a write
operation, the data segment is equated to the dma segment
supplied by the operating system. The problem arose when
the si pointer was set to the dma address after the data
segment value was modified. The values for the dma address
and segment are stored in the initial data segment. When
the data segment was equated to the dma segment, the label
of dma address then pointed to an incorrect value. This error
resulted in an incorrect memory location when writing data
to the bubble memory. The problem was resolved by setting
the si pointer prior to changing the data segment value.
After BUBBIOS was transfering data properly, the
data transfer time was observed to be much slower than disk
transfers. Since bubble memory is appreciably faster than
floppy disks, an examination of the code for inefficiency
was conducted. The problem was found to be in the read and
write routines. At the beginning of these routines the
bubble was initialized. Since CP/M reads and writes a 128
byte sector at a time, this condition resulted in extremely
slow multiple page transfers. The overhead for the
initialization process was too great for efficient operation.
After researching the operating manuals, it was determined
that the bubble did not need to be initialized for each
62

page transferred. The code was then changed for a single
initialization in the INIT subroutine as described in the
previous section. The bubble performance improved
dramatically and will be outlined in the following section.
2 . Performance Evaluation
The CP/M-86 utility programs ED, ASM- 86, and PIP
were used to evaluate the bubble memory performance. ED.CMD
is an object-oriented editor for files. The ED program and
target files of 17K and 25K bytes were loaded to both an
iSBC 254 "disk" and iSBC 201 disk. Using the resident ED
program on each device, the target files were written and
read. The results are summarized below.
File Size (Bytes) iSBC-254 (Sec) iSBC 201 (Sec)
Read Write Read Write
17K 4.8 4.8 12.3 15.9
25K 6.7 4.9 15.2 19.2
Three files were used in the tests with the PIP
command. The target files were of 6K, 17K, and 60K bytes
in size. The target files and the PIP.CMD file were
resident on each device. Each file transfer used the resident
PIP program. The results are summarized below.
File Size (Bytes) iSBC 254 (Sec) iSBC 201 (Sec)
6K 8 3 17 .6
17K 21 5 38 ,1
60K 44 9 62 5
The final test utilized the ASM86 utility program.
A 17K byte file was assembled using same-device resident
copies of ASM86, the target file and all of the ASM86
output files. The results follow:
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File Size (Bytes) iSBC 254 (Sec) iSBC 201 (Sec)
17k 63.6 143
From the test results it can be seen that the bubble
memory offers a significant advantage in data transfer rates
Overall the bubble was approximately 50 percent faster than
the floppy disk. The more I/O intensive the program is,
the greater the iSBC 254 performance advantage becomes over
the iSBC 201. The major limiting factor in using the
bubble system was in the area of transportability.
Although you can remove the iSBC board, all power must be
shut down. The floppy disk system has an advantage due
to the fact that disks can be changed without power
interruption. Since the bubble modules cannot be easily
interchanged, the memory capacity is limited. The disk







All the objectives set for this thesis were achieved.
The iSBC 254 bubble memory system was successfully implemented
and evaluated as a system resource. A driver routine was
demonstrated and tested using a conventional microprocessor
operating system (CP/M-86) and a commercially available
microprocessor (Intel 8086) . This implementation was
accomplished in such a manner that the bubble system appears
as a disk resource. This fact allows the user to exercise
the bubble system with no special procedural requirements.
The success of this implementation establishes the
applicability of the bubble memory in a number of
environments. As a disk resource, the iSBC 254 can now be
interfaced with other disk systems as a shared resource
within the CP/M-86 operating system. The demonstrated
interface with a typical host system suggests the
compatibility of bubble memory with a wide variety of
similar microprocessor systems.
B. FUTURE DEVELOPMENT AND IMPROVEMENT
The iSBC 254 system has intriguing features not employed
in this thesis. The system's DMA capability can be
investigated in future efforts. This capability requires
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additional hardware, but offers an improved data transfer
efficiency. If a host system cannot tolerate the software
requirements of other modes of transfer, DMA may prove to
be the ideal solution.
The interrupt driven data transfer mode requires less
processor overhead than the polled method used here. Since
the interrupts must be hardwired, some hardware modifications
are required. If the interrupt routines are efficient
however, the processor can be freed to perform additional
tasks
.
Another improvement for the future would be the
development of Boot Rom and Loader routines using the
bubble memory. This additional software would free the




It is apparent from this implementation that a bubble
memory "disk" is superior to conventional floppy disk drives
in the area of data transfer rates. Their solid state
construction and environmental tolerance add to the bubble
system's advantages. This type of memory system can operate
in 100 percent humidity, withstand shocks of up to a
200G force, and withstand temperatures in excess of 65
degrees centigrade. The major drawbacks have historically
been high price and limited memory capacity. Although these
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obstacles still exist, bubble memory system's costs have
decreased significantly in the past three years. In
addition, higher density chips promise to greatly increase
memory capacity. Intel expects to market a 4 Mbit chip
later this year, followed by a 2 Mbyte chip in 1986. Due
to the entrenchment of disk systems in the marketplace and
continuing increases in disk density, it is doubtful that
bubble memory will ever displace the floppy or hard disk.
There appears to be a growing demand for bubble memory in
specialty applications, however. Harsh environments such as
those encountered in heavy industry can be easily tolerated.
This fact has made robotics a primary source of utilization.
Bubble memory's light weight and compactness is invaluable
to portable computer systems where space and weight are at
a premium. It's rugged dependability allows the bubble to
be used where maintenance is infrequent or not possible.
The features mentioned above have drawn a serious interest
from the military. The harsh conditions encountered in the
field preclude many more delicate systems. It is clear that
bubble memory will continue to grow in importance with
future developments. As computer systems find more
applications outside of the ideal environment, the advantages




PROGRAM LISTING OF BUB.A86























Jblock 1 reg point
initialize command
start
call abort JPover-up command
*
s routine displays the function menu *











cmp al ,e tx
Jnz instl
call system







inst3: cmp al , '3'
jnz inst4
call getstat




















* This is the executive routine to write *












Jget values from console
;mov the values to proper





































set pointer to BLR(LSB)
set RAC
load block length( termina
this series of instructio
combines block length
and the nfc value
to form a sixteen bit





load starting page addres.
this series of instructio
combines page address.
and bubble number
to form a sixteen bit














































init time out cntr





if busy jump to poll
else decrement time out
clear ax reg
check time out count=0




if operation complete ret
else decrement time out
clear ax reg
compare timeout to zero
try again




































































































* This routine conver
* to hex values and 1

















ts the console input *








;# of digits' in blklen
;convert decimal to hex
Jmov hex value to mem add
;# of digits in nfc
Jconvert decimal to hex
Jmov, to proper address
;# of digits in enable
jconvert decimal to hex
Jmov to proper address












Jmov to proper addr
;# of dibits in bblnum
; convert decimal to hex
Jmove to proper addr
. . , . J. f * J. J. .', J< ^ A J. vL X ^ s^ ^ X X J. J- J- U, J, U- X ^, Jf 4L J- .1, ,1, J. J, .t .1, J, .1, v i- * X J- vb »l. J-
'i* T T V T T T
-i**!-*!**,.^*-***^*!**** ".* T* *T "l* *C T* *P ¥T *.* n* *TT *T* "V *P *P "I* *»* *P 1* *P *** *** H* "VT *V ^ '1*
* *
* This routine calls the operating system *









* This routine will jump from this program *
* back to the operating system *
* *
J.XXv. XXX X X t«. X X X X y- »'- -X, ^ JU .X. - C JU XXX»',XXXXXXXXXXXXXJ.XXXXX
system:
mov cl t 00h
mov dl,00h
int 224
**** *** **** ** * ** ** * * * * * ************* *********
* *
* This routine uses the operating system *










* This routine calls abort and initializes *




call abort jSend abort command
mov dx.ds Jmove ds location to dx
mov es,dx Jset es equal to ds
mov si, offset tablel ;set source pointer
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eld ;clear direection flag
rep movs al,al Jload bytes from table
call vtregl JWrite BMC registers
call initz jSend initialize command
xor al,al Jclear al before return
ret
* *
* This rountine executes the send any com- *







call getcmd Jget command and execute









dx, offset status Jprint status byte
prtmsg ;































al.al Jcommand not implemented
al,al Jcommand not implemented
al,al Jcommand not implemented
al,al Jcommand not implemented
al,al Jcommand not implemented
al,al Jcommand not implemented
i
al.al Jcommand not implemented
al,al Jcommand not implemented
* *
* This is the calling routine to write a *





call abortc Jabort and initialize the bubble
call write Jwrite to the bubble memory




* This is the calling routine to read a *




































call abortc ;abort and initialize the bubble
call vtreg Jload the parametric registers
call read Jread from the bubble




* This routine reads the status register *
* bit by bit and records the bit value in *
* memory as an ascii 1 or . *
* *
V nr ^ 'r- ^ ^ -i> -i* -r n* -r- '.- -T- -T--r ^ *r n- -r n^ -l- V -r ^ n- -i- -l* 'i- ^n*^T^T,^= ^-***r^r*«'»r-r*i*^
stostat :
in al,cmdsts
mov bx, offset (status+3)
mov ex,
8
Jset pointer in bx

























tshift msb to left
Jjump if carry = 1
Jstore an ascii
Jstore an ascii 1
i



















values of the para-*


























get input from console
mov value to temp table
get input from console
move to memory location
get input from console
move to memory location
get input from console
move to memory location
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mov dx, offset msgll
call prtmsg
call conin







mov ix, offset msgl2
call prtmsg









. $$***%•******** - - JL. .'. Jt J. X J* J, J. J. u.
convert
:



















get input from console
move to memory location
print next msg
get input from console
move to memory location
get input from console
move to memory location
print next msg
get input value
mov to memory location
get input from console
move to memory location
get input from console
move to memory location
get input from console
move to memory location
print next msg
get input from console
move to memory location
clear ax register i
*i- *»* *r nr ^? *i- *,- nr *r -nr n* *r -t* *r -r nr *c*r -»• *v*
the decimal values *






































Jload value at bx pointer
















mov dx t ax




































Jmultiply al by 10000
Jstore it
Jincrement pointer




multiply al by 1000
store result in dx








multiply al by 100
store result in dx
get total from previous
add the two
store the total t
increment the pointer




multiply al by 10
store result in dx




Jload value at bx pointer
Jconvert from ascii
jclear ah
Jstore result in dx
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s routine reads 12S "bytes from the
bubble memory
* *






















































































Jsave count in bx
datbufJset pntr to buffer









Jload # of bytes in ex
get status





wait for good status






Jbytes transferred in bx





Iset up timeout cntr
Jget status
Jcheck for busy
;wait for busy to clear




























ix, offset msg2 ;op complete msg
prtmsg J
getstat {display status byte
dx, offset mss4 Jtimeout failure
prtmsg ;
getstat Jdisplay status "byte
dx, offset msg3 ?op fail msg
prtmsff J
£ $ £ if if if if if if if * if if if if if -s ajc* $ ## if if if if # * if if if


































































check for fifo ready
wait for fifo
timeout error
load # of bytes in ex
get status
check for fifo ready
no-wai t
yes-get data





























































































********************* *****# ****** **
ne presents the command menu for
ny-command function in the main
also calls the appropriate sub-











Print menu for commands
Get console input

























































If Control C jmp to system























„ „ „ T .. Y * ,,. T -* J? r «r T ^,- ^ ^ ,P r *,. T .r t t '.• f t '.• t t •-• -f t i 'i- r t i- -r-*A *r -r -i* -r *?
This routines writes
in the bubble memory
Dreoaratory to using
disk
0e5h into each "byte
system. This is


























# ofset counter equal to
load block length
















value in dx to ax
address equal to valu
the parametric resist
bx eaual byte count
save dx value
frmbuf ;set pointer
Jwrite a 128 byte page
^retrieve dx value
Jdecrement dx by one
Jcompare dx to zero








































































































































































































































































































































cr.lf,* Menu for Bubble Memory Control]
cr,lf,' select one function'
CTtlfflff' 1 - Abort Command'
cr,lf,' 2 - Send Any Command'
cr,lf,' 3 - Get Bubble Memory Status'
cr,lf,' 4 - Format Bubble Memory
'




































'Operation Complete ','$ '
cr,lf, 'Operation Failed', '$'
cr, If, 'Time Out Failure', '$'
cr,lf,'No Response' ,'$
'
cr,lf, 'Abort Fail', '$ '
cr, If, 'Enter Parametric Register values', '$
cr, If, 'Block Length 0-2047 (enter 4 digits)
cr,lf, 'Number of Channels 0-4 (enter 1 digi
cr,lf,'Set Inable Register 1-99 (enter 2 di
cr, If, 'Page Number 0-2047 (enter 4 digits)'
cr,lf, 'Bubble Number 0-3 (enter 1 digit)','
cr,'This is the Status Byte ' ,cr ,lf , '$ '



















If,' - Write Bootlocp Register Mask
' 1 - Initialize'
' 2 - Read Bubble Data'
' 3 - Write Bubble Data'
' 4 - Read Seek'
5 - Read Bootloop Register'
6 - Write Bootloop Register'
' 7 - Write Bootloop'
' 8 - Read FSi Status'
' 9 - Abort'
' A - Write Seek'
' B - Read Bootloop'
C - Read Corrected Data'
' D - Reset FIFO'
' E - MBM Purse'

































































































































































































JSame Allocation Vector Size





















































































End of Scratch Area
Size of Scratch Area




PROGRAM LISTING OF BUBBIOS.A86
title 'Customized Basic I/O System'
* *
* This Customized BIOS adapts CP/M-86 to *
* the following hardvare configuration *
* Processor: iSBC 8612 *
* Controller: iSBC 201 *
* ISBC 254 Buttle Memory *
* Memory model: 8080 *
* Programmer: Gary Theis *
* Revisions : *
true equ -1
false equ not true
cr equ 0dh ^carriage return
If equ 0ab Jline feed
rrax_retries equ 10 Jfor disk i/o, "before perm error
* *
* Loader t-ios is true if assembling the *
* LOADER'BIOS, otherwise EIOS is for the *









tios code equ 2500h
ccp offset equ '0000h














equ 1200h ;start of LDBIOS
equ 0003b Jbase of CPMLOADER























* INTEL iSBC 254 Bubble Memory Ports *



































J This is a BIOS for the CPM.SYS file.
; Setup all interrupt vectors in low
J memory to address trap
call abort jabort the buttle
call initb initialize the bubble
push ds Jsave the DS register
irov IOBYTE.0 Jcleer I03YTE
mov ax,0
mov ds.ax
rrov es,ax Jset ES and DS to zero
Jsetup interrupt to address trap routine




mov si,0 Jthen propagate
mov cx,510 Jtrap vector to
rep movs ax t ax Jail 256 interrupts
JBDOS offset to proper interrupt
mov bdos_ off set
,
bdos_of st
pop ds Jrestore the DS register











JThis is a BIOS for the LOADER
push ds Jsave data segment
mov ax,0
mov ds.ax Jpoint to segment zero
;ED0S interrupt offset
mov bdos_ of f set ,bdos_ of st
mov bdos segment, CS Jbdos interrupt segment
(additional LOADER initialization)
pop ds Jrestore data segment
ENDII Jloader.bios
mov bx, offset signon
call pmsg Jprlnt signon message
mov cl,0 Jdefault to dr A: on coldstart









* BIOS Jump Vector for Individual Routines *
* *
Inter from BOOT ROM or LOADER
Arrive here from BDOS call
return console keyboard status
return console keyboard char
write char to console device
write character to list device
write character to punch device
return char from reader device
move to trk 00 on cur sel drive
select disk for next rd/write
set track for next rd/write
set sector for next rd/write
set offset for user huff (DMA)
read a 128 byte sector
write a 128 byte sector
return list status
xlate logical->physical sector
set seg base for buff (DMA)
return offset of Mem Desc Table
return I/O map byte (IOBYTE)
set I/O map byte (IOBYTE)
*$**$# ZZ*************************************
* 1N1T Entry Foint, Differs for LDBIOS and *
* BIOS, according to "Loader_Bios" value *
^if^ ^fiHf if ^*i/i^*^iifiif^ *****************************


























mcv sp, offset stkbase
eld Jset forward
mov ax,cs




with a JMPF so use

























* CP/r* Character I/O Interface Routines *
* #
* console is USART (18251A) on iSBC 8612 *




and al , 2
jz const ret
or al,255 Jreturn non-zero if rda
const_ret :
ret Jrcvr data available
CONIN: Jconsole input
call CONST
jz CONIN Jvait for RDA
in al,cdata




and al,l >get console status
Jz CONOUT
mov al.cl
out cdata t al ^transmitter "buffer is empty
ret' Jthen return data



















Jreturn eof for now
JIOBYTE NOT IMPLEMENTED
MOV IOEYTE.CL
ret Jiotyte not implemented
J Routine to get and echo a console character




mov cl t al
call CONOUT
pop ax
cmp al , a
jb uret
cmp si v z
ja uret













Jget a console character
Jsave and
Jecbo to console
Jless than 'a' is ok
igreater than 'z' is ok
Jelse shift to caps
Jget next char from message
Jif zero return
Jprint it
Jnext character and loop







J select disk given















add bx,cx Jdpbase + n
ret Jbx = .dph
"by register
(up to 16)
J save disk number
Jready for error return


















borne position (Track 0)
J zero tbe track number
Jget disk number
Jcheck if its the bubble
Jskip if so














sector CX using table at [DX]
Jadd sector to tran table address
Jget logical sector
SETDfA: Jset DMA offset given by CX
mov dma_adr,CX
ret
SETLtfAB: Jset DMA segment given by CX
mov dma_seg,CX
ret
GITSEST: J return address of physical memory table






* All disk I/O parameters are setup: *
* DISK is disk number (SELDSK) *
* THK is track number (SETTEE.) *
* SECT Is sector number (SETSEC) *
* DMA_ADE is the DMA 1st offset *
* READ reads the selected sector to the DMA*
* address, and V3ITE writes the data frotr *



























Jis it the bubble
Jif so skip to tu"bble read
Jcoirbine disk select with opcode
;create iopb
Jjump to bubble read
Jget disk number
Jis it the bubble
Jif so Jump to bubble write
Jcreate iopb for write
Jexecute disk routine
Jjump to bubble write
outer_retry :






idle: in al ,dstat








00 unlinked i/o complete
10 disk status changed
must "be a 00 in al
test al,10t Jready status change?
JNZ WREADY
OR AL,0
Jnz werror Jsome other error, retry




Jh wready Junit not ready
rcr al,l
mov err_code,al
and al,0feh Jany other errors?
jnz werror
read or write is ok, al contains
ret
01 linked i/o comp.
11 (not used)
wready: ;not ready, treat as an error for now
in al.rryte Jclear result "byte •
jmps trycount






mov hi,ai Jmake error code 16 hits
mov tx ,errthl [EX]
call pmsg Jprint appropriate message
in al,cdata Jflush usart receiver huffer
call uconecho Jread upper case console charact
cmp al , 'C
'
je whootl Jcancel
cmp al , 'R
'






Jset code for permanent error
whoot 1:
jmp WEOOT




* seDdcom sends the address of the iopb to *











ADD AX, OFFSET CEANCMD J ADD SEG & OFFSET FOR 201





routine reads a 128 byte sector from *
the bubble memory module. *
* This





































































































































































load U of "bytes to read
get status
test for fifo empty




wait for good status





bytes trans in bx




Jset up timeout cntr.
Jget status
Jcheck for busy
Jwait for busy to clear
J but not too long
Jreturn a in al
Jreturn extra segment




Jreturn with a 1 in al
Jreturn extra segment











ine writes a 1
to the bubble



























































































































Jtest for fifo ready
Jwait for fifo
; timeout error
Jload # number of bytes
Jget status











Jcompare timeout to zero
Jtry again













































Jbut not too long








Jreturn the data segment
Jinitialize the bubble
Jreturn with a 1 in al
error22
J op fail msg
* Thi
atort :
mov bx, offset buberr4
call prsg
call abort Jabort the bubble
pop ds Jreturn the data segment
call initb Jinitialize the bubble
mov al ,01h
ret
s routine aborts the bubble memory. *
























if busy jump to poll
else decrement ex
clear ax reggg
heck timeout count =


































al f cmdsts Jget status













J is it zero
Jno-go again
Jyes-return
* This routine writes the values into the *
* bubble memory parametric registers. *
lilveg :





















Jset pointer in hmc
Jload block length
Jthis series of instructions
Jcombines block length
Jand the nfc value
Jto form a sixteen bit
Jword to place in
Jthe block length
Jregister
Jload enable register values
Jand send to bmc
Jload pageno
Jthis series of instructions
Jcombines page number
Jand bubble number
Jto form a sixteen bit










* Tbis routine initializes the bubble memory *
initt
busyl :
















mov cl f 3


















; set pointer in bmc
Jload init "block length
this series of instructions
combines block length
and the nfc value
to form a siiteen bit
word to place in
the block length
regi ster
Jload enable register values
Jand send to bmc
Jload init page number
Jthis series of instructions
Jcombines page number
Jand bubble number
Jto form a sixteen bit









Jif not busy jump
Jdecrement timeout cntr
Jclear ai
Jcompare timeout to zer0






































Z^^Z^^^X** *********** ************** *********** #X
* Eata Areas *
?:****?* %l*** ***}:**** ***#*?:*Z;***im*Tm^*1?.*%i*^iZ$Li?1IL*
















HOrt COM EQU 3
RDCODI IQU 4
ERR CODI EB 00H
WRCOEE IQU 6









jnumber sectors to xfer
Jstart sector
JPBYS AEER FOR SBC201 USE
JEMA adr (default)
JEMA Base Segment
Jpage number for bubble memory
Jtemporary storage














II not loader tios
> i i
signon db cr,lf,cr,lf






- do 'Interrupt Trap Halt'
do cr,lf,0
errtbl dw er0,erl ,er2 ,er3
dw er4 f er5 ,er6 ,er7
dw er8 ,er9 ,erA ,erB
dw erC ,erD ,erE ,erF
dw erl0 ,er20 ,er40 ,er80
er0 do cr, If, 'Null Error ??',0
erl do cr.lf, 'Deleted Record :',0
er2 do cr,lf,'CRC Error :',0
er3 do cr, If, 'Data Overrun-Underrun :',0




ere do cr , If , 'Address Error :',0
er9 do cr,lf, 'Write Protect :',0
erA db cr.lf.'ID CRC Error :',0
erB db cr,lf f 'Write Error :',0
erC db cr , If
,
'Sector Not Found :',0
erD equ er0
erE db cr,lf,'No Address Mark :' f




er60 db cr, If, 'Drive Not Ready :',0
tuberrl db cr, If
,
'Bubble Read Timeout Error:',
tuberr2 db cr ,lf , 'Bubble Read Failure:',
tuberr3 db cr, If 'Bubble Write Timeout Error:',
tuberr4 db cr ,lf , 'Eubble Write Failure:',0
tuberr5 db cr , If 'Bubble Abort Failure:',
tuberr6 db cr , If , 'Bubble Initialize Failure:',
rtry cnt db Jdisk error retry counter
104

; System Memory Segment Table
segtable db 1 ;i segments
dw tpa_seg »lst seg starts after BIOS
dw tpa'len Jand extends to 08000
include singles. lib Jread in disk definitions
loc_stk rw 32 Jlocal stack for initialization
stkbase equ offset $
lastoff equ offset $
tpa_seg equ (lastoff +0400h+15) / 16
tpa len equ 0P00h - tpa seg
db Jfill last address for GENCMD
* 3*******3? ****** ***#**************** ***#*****
* *
* Dummy Data Section *
* *
*********************************************
dseg Jabsolute low memory
org J(interrupt vectors)
int0_offset rw 1
int0_ segment rw 1
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